- February 01, 2007
- Keithley Instruments
- News
Summary
-
The 60-page handbook offers an overview of the emerging test technique known as parallel parametric testing, a strategy for wafer-level parametric testing that uses concurrent execution of multiple tests on multiple scribe line test structures and helps semiconductor fabs maximize their test throughput and reduce their cost of test.
Did you enjoy this great article?
Check out our free e-newsletters to read more great articles..
Subscribe