TenAsys Corporation and Intel® present system architects and design engineers with new solutions to address design challenges by using virtualization in multi-core embedded systems.Many of today’s embedded systems are an inefficient collection of semi-independent subsystems. Multi-core processors can be exploited to relieve these inefficiencies by combining previously separate subsystems onto a single hardware platform. This approach saves time, money, and space without requiring expensive software rewrites. Listen to real-world examples that include a factory automation application with an HMI and real-time data acquisition and an application involving DSP replacement.
Other applications that can be applied to this new approach include gaming, medical imaging, industrial & process control, motion, test & measurement, and high-reliability storage systems.Take away practical solutions for designing multi-core embedded systems.
Presenters:
Paul Fischer
is a senior technical marketing engineer at TenAsys Corporation. Paul's experience with INtime goes back to 1997, when the product was first introduced. He has logged more than 25 years of experience building and writing about real-time and embedded systems in a variety of engineering and marketing roles. Fischer has an MSE from UC Berkeley and a BSME from the University of Minnesota.
Edwin Verplanke
is a platform solution architect and is part of Intel's Infrastructure Processor Division. He holds a Bachelor's and Master's degree in Computer Science and Electrical Engineering, respectively. For the past 12 years Edwin has focused on communications board design, participated in various standards development covering high-speed interconnects, and more recently, researching multi-core architectures for the embedded market.
Important: System Setup & Compatibility Check:
- Test the computer that you will be using and make sure you have the minimum technical requirements to attend this event.
- Click here to see complete system requirements and to run the test.
Allow sufficient time prior to the event for this test.
